Floating inductance simulators are designed in the paper. only two active components, one capacitor and one ground resistor are adopted in each simulator. A fifth-order low-pass filter is designed to verify the properties. All the circuits are simulated in a 0.18μm CMOS process. The consistent in the simulating results and the theoretical analysis results proves that the floating inductance simulators based on active components are reasonable and practicable.
INTRODUCTION
Floating inductance simulator is one of the *important roles in analog electronic circuit design. Its applications can be found in active filters, oscillators, and system response compensation [1] [2] . However, to implement spiral inductors in integrated circuits is still a problem because of their disadvantageous in the usage of space, weight, cost and tunability. Therefore, many lossless positive grounded simulated inductors [3] [4] [5] [6] [7] [8] [9] [10] [11] and floating positive inductor simulators [12] [13] were previously presented, Mohan design a lossless floating inductance in 1998 [3] , however he uses two dual output CCIIs, two resistors, and one grounded capacitor. And the circuit introduced in [3] [4] [5] [6] lack of electronic tenability, or excessive use of active and/or passive elements. The circuits of [7] [8] [9] [10] [11] use a minimum number of active and passive components without requiring passive component matching constraints. However, the parallel or series lossy components of the inductors have the values of both resistors; accordingly, the mentioned circuits can be performed lossless only by increasing the values of capacitors which are not suitable for integrated circuit (IC) process.
In this paper, two series lossless active floating inductance simulators (FIS) employing two active components and a grounded capacitor are proposed. Both of the proposed FIS simulators use CCCII, OTA or DVCC as active element. The differential voltage current conveyor (DVCC) [14] is an extension of the CCII and is specially defined to handle differential input voltage signals. The circuits using OTAs are most suited for integration purposes due to the absence of resistors in the circuit. The second generation current control conveyors (CCCIIs) are widely used 
DESCRIPTION OF THE FLOATING INDUCTORS
Electrical symbol of a FI simulator is shown in Figs.1, and it is represented by the following short-circuit admittance matrix: The FI in Fig. 2 is constructed with a DVCC and a CCCII; Routine analysis of the circuit gives the following short circuit admittance matrix:
Where RX2 is the parasitic resistance at terminal X of the CCCII (RX2=VT/2IB). Therefore, the circuit of Fig. 2 realizes a lossless inductance. The simulated inductance value is found as Leq1=SC(RX2R1), whose Sensitivity analysis of the circuit shows that:
Which are all no more than unity. The FI in Figs. 3 is composed by an OTA and a CCCII. From the circuit we can get the following transmission matrix:
Where gm= IB /2VT is the trans conductance gain of OTA, IB and VT denote the bias current of OTA, Therefore, the value of the inductance Leq2 from the circuit in Fig. 3 can be given by Leq2=SC(RX2/gm), whose Sensitivity analysis of the circuit shows as equ. (5) .Which are all no more than unity. 
SIMULATIONS
To demonstrate the performances of the proposed circuits, the lossless inductance simulator in Fig. 2 and Fig. 3 are used to construct a fifth-order Chebyshev low-pass filter as shown in Fig. 4 [19] . The circuit has been simulated using HSPICE. The DVCC was realized by the Elwan and Soliman's CMOS implementation [20] . The aspect ratios of the MOS transistors are given in Table 1 . Simulated and theoretical characteristic of the low-pass filter using FI in Fig.3 . Table 1 . Aspect rations of the MOS in DVCC.
Mos transistors W/L(um)
M1-M6,M12-M16 3.6/0.9
It is seen from Figs. 5 and 6 that simulation results agree quite well with theoretical ones.
CONCLUSION
Two series lossless active floating inductance simulators (FIS) employing two active components and a grounded capacitor are proposed in this paper. Both of the proposed FIS simulators use CCCII, OTA or DVCC as active element. Contrary to the circuits reported before, Both of the proposed circuits have Preferable low-frequency performance, and can be electronically tuned by varying external bias currents of OTA or CCCII, so those have Wide electronic tenability and low sensitivity performance, moreove, both FIS are suitable for integrated circuit (IC) process. Non-ideal gain effects are investigated for the proposed FIS. Simulations with HSPICE program confirm the theory. It is expected that the presented new FIS in this paper will be helpful in analog communication systems and in analog signal processing.
